Skip to content

Actions: llvm/circt

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
2,500+ workflow runs
2,500+ workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
[ci] Switch to Clang 19 for Valgrind Nightly Build and Test #36568: Pull request #10219 synchronize by seldridge
In progress dev/seldridge/ci-clang-19-for-nightly
dev/seldridge/ci-clang-19-for-nightly
In progress
[Moore] Add DPI call semantics (#10126) Build and Test #36567: Commit 9920e00 pushed by fabianschuiki
19m 39s main
main
19m 39s
[Synth] Make MaximumAndCover and FunctionalReduction runnable on any op Build and Test #36566: Pull request #10211 synchronize by SmitVaishnav
Action required SmitVaishnav:synth-passes-any-op
SmitVaishnav:synth-passes-any-op
Action required
[ImportVerilog] Add support for buf primitive (#10227) Build and Test #36565: Commit d9f4aa8 pushed by TaoBi22
16m 10s main
main
16m 10s
[Sim] Implement the lowering logic from sim.proc.print to the SV dialect Build and Test #36564: Pull request #10172 synchronize by nanjo712
16m 16s nanjo712:feat/lower-sim-proc-print-to-sv
nanjo712:feat/lower-sim-proc-print-to-sv
16m 16s
[Sim] Implement the lowering logic from sim.proc.print to the SV dialect Build and Test #36563: Pull request #10172 synchronize by nanjo712
17m 2s nanjo712:feat/lower-sim-proc-print-to-sv
nanjo712:feat/lower-sim-proc-print-to-sv
17m 2s
[Moore][ImportVerilog] Implement static $cast via materializeConversion Build and Test #36562: Pull request #10156 synchronize by sunhailong2001
17m 12s sunhailong2001:hailong/cast-builtin
sunhailong2001:hailong/cast-builtin
17m 12s
[Moore][ImportVerilog] Implement static $cast via materializeConversion Build and Test #36561: Pull request #10156 synchronize by sunhailong2001
4m 23s sunhailong2001:hailong/cast-builtin
sunhailong2001:hailong/cast-builtin
4m 23s
[Moore][ImportVerilog][MooreToCore] Add DPI call semantics to Moore Build and Test #36560: Pull request #10126 synchronize by pscabot
19m 37s pscabot:dev/pscabot/moore_dpi_call
pscabot:dev/pscabot/moore_dpi_call
19m 37s
Build, Test, and Install (Native) Build, Test, and Install (Native) #102: Manually run by seldridge
3h 15m 43s dev/seldridge/ci-clang-19-for-nightly
dev/seldridge/ci-clang-19-for-nightly
3h 15m 43s
[ci] Switch to Clang 19 for Valgrind Nightly Build and Test #36559: Pull request #10219 synchronize by seldridge
16m 4s dev/seldridge/ci-clang-19-for-nightly
dev/seldridge/ci-clang-19-for-nightly
16m 4s
[Moore][ImportVerilog] Implement static $cast via materializeConversion Build and Test #36558: Pull request #10156 synchronize by sunhailong2001
14m 42s sunhailong2001:hailong/cast-builtin
sunhailong2001:hailong/cast-builtin
14m 42s
Test PyCDE and the ESI runtime Test PyCDE and the ESI runtime #654: Scheduled
17m 55s main
main
17m 55s
[Sim] Implement the lowering logic from sim.proc.print to the SV dialect Build and Test #36557: Pull request #10172 synchronize by nanjo712
16m 15s nanjo712:feat/lower-sim-proc-print-to-sv
nanjo712:feat/lower-sim-proc-print-to-sv
16m 15s
Nightly integration tests Nightly integration tests #2178: Scheduled
3h 29m 1s main
main
3h 29m 1s
[Sim] Implement the lowering logic from sim.proc.print to the SV dialect Build and Test #36556: Pull request #10172 synchronize by nanjo712
15m 48s nanjo712:feat/lower-sim-proc-print-to-sv
nanjo712:feat/lower-sim-proc-print-to-sv
15m 48s
[Sim] Add builtin stdout/stderr stream ops (#10206) Build and Test #36555: Commit 9ed5229 pushed by fzi-hielscher
16m 2s main
main
16m 2s
[Sim] Add builtin stdout/stderr stream ops Build and Test #36554: Pull request #10206 synchronize by nanjo712
26m 21s nanjo712:feat/sim-stderr-stdout
nanjo712:feat/sim-stderr-stdout
26m 21s
[Sim] Add builtin stdout/stderr stream ops Build and Test #36553: Pull request #10206 synchronize by nanjo712
17m 13s nanjo712:feat/sim-stderr-stdout
nanjo712:feat/sim-stderr-stdout
17m 13s
[Arc] Avoid DenseMap iteration in SplitFuncs (#10228) Build and Test #36552: Commit dceccf7 pushed by TaoBi22
15m 34s main
main
15m 34s
[Sim] Implement the lowering logic from sim.proc.print to the SV dialect Build and Test #36551: Pull request #10172 synchronize by nanjo712
16m 15s nanjo712:feat/lower-sim-proc-print-to-sv
nanjo712:feat/lower-sim-proc-print-to-sv
16m 15s
[Arc] Avoid DenseMap iteration in SplitFuncs Build and Test #36550: Pull request #10228 opened by TaoBi22
16m 1s TaoBi22/arc-split-funcs-mapvec
TaoBi22/arc-split-funcs-mapvec
16m 1s
[ImportVerilog] Add support for buf primitive Build and Test #36549: Pull request #10227 opened by TaoBi22
15m 13s TaoBi22/sv-buf-prim
TaoBi22/sv-buf-prim
15m 13s
[ExportVerilog] Update LoweringOptionsParser flags (#10222) Build and Test #36548: Commit 23eca6f pushed by uenoku
15m 20s main
main
15m 20s
[Synth][LowerVariadic] Use TypeSwitch over dyn_cast, NFC (#10226) Build and Test #36547: Commit fc5d880 pushed by uenoku
16m 26s main
main
16m 26s